Search

Now showing items 1-5 of 5

Simulation Framework for Multilevel Power Estimation and Timing Analysis of Digital Systems Allowing the Consideration of Thermal Effects

Nagy, Gergely; Poppe, András (2012)

Yield enhancement by logi-thermal simulation based testing

Nagy, Gergely; Pohl, László; Timár, András; Poppe, András (2012)

New simulation approaches supporting temperature-aware design of digital ICs

Nagy, Gergely; Timár, András; Szalai, Albin; Kerecsen Istvánné Rencz, Márta; Poppe, András (IEEE, 2012)

A Novel Simulation Environment Enabling Multilevel Power Estimation of Digital Systems

Nagy, Gergely; Poppe, András (IEEE Press, 2011)

Practical aspects of thermal transient testing in live digital circuits

Nagy, Gergely; Horváth, Péter; Poppe, András (Brandenburgische Technische Universität Cottbus, 2013)